



Europäisches Patentamt
European Patent Office
Office européen des brevets



Publication number: 0 431 887 A2

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 90313141.5

(51) Int. Cl.⁶: H03L 1/02

(22) Date of filing: 04.12.90

(30) Priority: 05.12.89 JP 316205/89

(43) Date of publication of application:
12.06.91 Bulletin 91/24

(64) Designated Contracting States:
DE GB

(71) Applicant: SEIKO EPSON CORPORATION
4-1, Nishishinjuku 2-chome
Shinjuku-ku Tokyo (JP)

(72) Inventor: Imamura, Yoichi
c/o Seiko Epson Corporation, 3-5 Owa
3-chome
Suwa-shi, Nagano-ken (JP)

(74) Representative: Caro, William Egerton et al
J. MILLER & CO. Lincoln House 296-302 High
Holborn
London WC1V 7JH (GB)

(54) Variable capacitance capacitor array.

(57) The invention provides a capacitor array for providing a variable capacitance, having respective switching elements (10, 11, 12) for switching each capacitor (20, 21, 22) in the array on and off, and means (8) for controlling switching of the switching elements to switch selected ones of the capacitors on, characterised in that the control means are arranged to co-operate with voltage generation means (7) so as to supply to a control electrode of each switching element for switching on a selected said capacitor a voltage which causes the impedance provided by said switching element to change between multiple levels.




Fig 1

EP 0 431 887 A2

VARIABLE CAPACITANCE CAPACITOR ARRAY

This invention concerns a capacitor array arranged for providing a variable capacitance, and particularly a high accuracy temperature compensating liquid crystal oscillator circuit having such a capacitor array for adjusting the frequency of the oscillator output.

Japanese Laid Open Patent Application No. 62-76801 describes a temperature compensating liquid crystal oscillator circuit having a capacitor array, in which the output from a memory containing temperature compensation data is converted into parallel form and is then given a large time co-efficient by a charge/discharge circuit for controlling the switching of capacitors into and out of the array. This arrangement attempts to improve the purity of the oscillator output (C/N ratio).

However, with currently available technology, it is difficult to fabricate charge/discharge circuits having large time co-efficients in a semi-conductor integrated circuit. In addition, high level accuracy requires that each individual capacitor of the capacitor array becomes smaller, where-upon the number of capacitors is increased. With an increase in the number of capacitors, the parasitic capacitance of the switching elements relative to the capacitance of the capacitors attains a level that cannot be ignored, and the ratio of the capacitance of the capacitors and the parasitic capacitance of the switching elements becomes very small. As a result, it becomes difficult to adjust the oscillating frequency over a broad range. Further, if the number of capacitors is increased, the capacity of the memory for the temperature compensation data also has to be increased, which involves greater cost.

It is an object of the present invention, at least in its preferred form, to overcome such problems.

According to the present invention, there is provided a capacitor array for providing a variable capacitance, having respective switching elements for switching each capacitor in the array on and off, and means for controlling switching of the switching elements to switch selected ones of the capacitors on, characterised in that the control means are arranged to co-operate with voltage generation means so as to supply to a control electrode of each switching element for switching on a selected said capacitor a voltage which causes the impedance provided by said switching element to change between multiple levels.

As a result of the above structure, semi-continuous switching of the switching elements between their on and off conditions (and hence intermediate impedance) may be attained. Therefore, the electrical potential of the capacitor electrodes will not make sudden changes and smooth capacitor switching is possible.

Advantageously, the capacitor array according to

the invention requires little switching, but has a substantial on/off capacitance ratio. And, when employed in a temperature compensating liquid crystal oscillator circuit, the invention advantageously allows fine adjustment with only a small memory capacity.

The invention is described further, by way of example, with reference to the accompanying drawings, in which :-

Figure 1 is a block diagram showing a crystal oscillator circuit having a capacitor array for providing a variable capacitance according to this invention ;

Figure 2 is a circuit detail showing an equivalent circuit for the capacitor array of the crystal oscillator circuit of Figure 1 ;

Figure 3 is a graph showing the change in equivalent capacitance in relation to the gate potential of a respective switching element ; and

Figure 4 is a diagram showing a specific circuit example of the crystal oscillator circuit of Figure 1.

Figure 1 is a circuit diagram of a crystal oscillator circuit showing the use of a capacitor array for providing a variable capacitance for stabilising the output of the oscillator. A specific example of the circuit is shown in Figure 4, wherein the same circuit elements have been given the same numbers. The example of Figure 4 is based on a semi-conductor integrated circuit that uses complementary MOS (CMOS) transistors but the invention is not limited to such technology.

As shown, the crystal oscillator circuit comprises a crystal vibrator 25 connected between the gate and the drain of an oscillation amplifier 27. In addition, connected to the drain line 28 are a fixed capacitor 23 and a capacitor array comprising capacitors 20, 21 and 22. The capacitors in the array are connected respectively with the ground by way of FET switches 10, 11 and 12, which are arranged to be switched on and off via signals from a switching control circuit 8 so as to vary the overall capacitance value. Where this invention differs greatly from technology to date is in providing a number of electrical potentials through a D/A converter 7 to the gates of the FET switches 10, 11 and 12 for controlling the associated capacitors.

More especially, the output of a temperature sensor 1 passes through some sort of A/D converter 2 in order to obtain digitised temperature data. The most significant bits 31 of the output of this A/D converter 2 are input as an address signal to the memory circuit 3, which stores temperature compensation data. The least significant bits 32 of the output of the A/D converter 2 are input to the D/A converter 7 through a reversing circuit 6. The output 33 of the memory circuit 3 passes through a (BCD) decoder 4 and is provided to a linear converter 5. In order to reduce the amount

of memory capacity, the memory circuit 3 memorises the compensation data for each compensated temperature in binary code. In response to this data, selected outputs of the decoder 4 enter an active status. If, in the case of the decoder 4 or the linear converter 5, the output 33 is equal to the output of the decoder 4 or the linear converter 5 in Figure 1, that circuit may be omitted. If a respective FET switch is directly turned on and off by means of the output of the decoder 4, it is necessary for the associated capacitor to take on a weighted capacitance value. However, the invention has been designed so that weighting control can take place even when a linear converter 5 is employed and even if the capacitance of each capacitor in the array is equal. In this way, the total capacitance value of the capacitor array can be minimised and low level uniformity of switching noise and a greater degree of freedom of compensation become possible.

The output of the D/A converter 7 is interpolated to an intermediate value of a range for providing compensation according to the output of the linear converter 4 through the switching control circuit 8. In this invention, when intermediate interpolation takes place, the result is that the FET-on resistance changes and this changes the CR time constant between the drain line 28 and the ground.

Referring now to Figure 4, signals D0, D1 and D2, signals d0 and d1, and signals D/u correspond to the output 33, the output 32 and the output 34, respectively, in Figure 1. It is possible to increase and decrease the number of bits for the outputs 33 and 32.

The switching of the capacitor array takes place on the basis of a combination of the output of the 3-bit-input decoder 4 and the output of the D/A converter 7. The output of the decoder 4 is supplied to the linear converter 5, where conversion takes place so that the boundary between the capacitors in the array which are turned on and those which are turned off is always one that corresponds with the physical position of the respective capacitor 10, 11 or 12 in the array. In other words, a respective output of the decoder 4 will be L (and the others will be H) according to the inputs D0 to D2 and, when this output is supplied to the linear converter 5 at a location in the figure corresponding to a particular capacitor at that boundary, that capacitor and the capacitor on the left will turn on (be connected to ground) and the capacitor on the right will turn off.

As previously stated, the input of the decoder 4 is supplied from the temperature sensor 1 by way of the A/D converter 2. For example, the temperature sensor may be in the form of a crystal oscillator or a semiconductor sensor whose output is passed through the A/D converter, which may comprise a voltage-frequency converter, for converting to a digital value. The most significant bits of the digital output of the converter 2 are provided as the address signal 31 to the memory

circuit 3 (ROM) in which the temperature compensation data has been stored. The least significant bits 32 (d0 and d1) are provided as the input of the D/A converter 7. Because the least significant bits 32 represent a secondary or a tertiary curve of the crystal vibrator temperature characteristics, in order to provide a smooth compensation at the points of inflection, it is necessary to reverse the sequence of the least significant bits. This is achieved by supplying the signals d0 and d1 to the D/A converter 7 through the reversing circuit 6. The reverse control signal D/u supplied to the reversing circuit 6, which is composed of EX-OR gates 61 and 62, is obtained or calculated from the output of the memory circuit 3.

In Figure 4, each of the circuits 4, 5 and 8 for controlling the capacitor array is formed as a plurality of regular circuit units, as indicated by the broken lines A, B and C. The unit B will be explained below. The switch control circuit 8, which is composed of control gates 84, 85 and 86 and transfer gates in the form of transistors 184, 185 and 186, receives the output of the decoder 4 and linear converter 5, composed of decoder 42 and gates 53 and 54, and controls the gate potential of the FET switch 11, which is an N-channel MOS transistor. The switch control circuit 8 is composed of the three transfer gates for transmitting the off electrical potential (ground), the on electrical potential (V_{cc}) and an intermediate electrical potential VEE2 between the off potential and the on potential, and the control gates for these three transfer gates. When the output of the decoder 4 is L (active), the intermediate potential VEE2, which is provided by the D/A converter 7, is transferred. In the unit A on the left hand side of the unit B, the on electrical potential will be transferred by means of the transfer gate 181. In the unit C on the right hand side, the off electrical potential, common ground, will be transferred by means of the transfer gate 188.

As a result of this, and because the FET switches 10, 11 and 12 operate as variable resistances in this invention, the equivalent circuit for each capacitor of the array becomes as shown in Figure 2. In this diagram, C_x is the parasitic capacitance of the associated switch, R_s is the FET switch resistance and CA is the capacitance of the relevant capacitor. Because the equivalent capacitance C seen from the drain line 28 can be expressed as :

$$C = \frac{CA \times \left(C_x + \frac{1}{R_s} \right)}{CA + C_x + \frac{1}{R_s}}$$

and because for a FET gate potential V_g

$$R_s \propto \frac{1}{V_g}$$

the relationship shown in Figure 3 exists.

Here, it is noteworthy that the equivalent capacitance C changes abruptly in the vicinity of the threshold voltage V_{TH} of the FET switch. Therefore, if the FET switch is controlled with a simple time constant circuit, this will cause a sudden change in the equivalent capacitance C . The electrical potential of the drain line 28 will then change abruptly and switching caused by capacitor coupling will be generated on the drain line 28, as described in Japanese Patent Application No. 62-76801. For this reason, in this invention, a gate voltage is generated in the region of the equivalent capacitance C shown in Figure 3 that undergoes the sudden change, using the D/A converter 7 in Figure 1. In Figure 4, a MOS transistor 161 that has the same channel length as each of the FET switches is made to operate at a constant current with a voltage close to the threshold voltage. An electrical potential v_0 is used as its gate voltage and electrical potentials v_1 and v_2 , which are slightly higher, are generated from the electrical potential v_0 using passive resistances 162 and 163, which are either diffused resistances or polysilicon resistances. A maximum electrical potential v_3 is set to be close to the power supply voltage V_{cc} .

Electrical potentials v_0 to v_3 are selected by analog switches 171 to 178 under the control of the D/A converter 7 and supplied to the respective transfer gates 183, 186 and 189 as intermediate electrical potentials $VEE1$ and $VEE2$. During the switching on of each FET switch 10, 11 and 12, the output of the D/A converter passes through four different states, in response to the different combinations of the signals d_0 and d_1 supplied to the reversing circuit 6. Accordingly, the electrical potential $VEE1$ or $VEE2$ changes from v_0 to v_3 in steps for switching the relevant FET switch on. Since the electrical potential v_0 to v_3 are generated through high resistances, they are supplied to the gate of the FET switch with a large time constant and hence semi-continuous switching of the FET switch effectively occurs and the equivalent capacitance can change more smoothly.

When the switching of the capacitor array shifts so that a FET switch, which has received the on electrical potential V_{cc} is to be turned off, the voltage $VEE1$ or $VEE2$ would change abruptly from v_3 to v_0 . Thus, there could be a situation in which, for an instant, the gate potential of the FET switch is made to fluctuate wildly through the transfer gate 183, 186 or 189. In order to prevent this, in the present invention, two lines for the voltages $VEE1$ and $VEE2$ are provided and the D/A converter 7 and analog switches 171 to 178 are divided into two voltage generating

portions, one for generating a rising intermediate electrical potential and one for generating a falling intermediate electrical potential. Thus, the logic of the D/A converter 7 is configured so as to cause the intermediate electrical potential to change in steps on the one hand from v_0 to v_3 and on the other hand from v_3 to v_0 .

The testing of the described capacitor array switching circuit cannot generally be performed sufficiently with an LSI tester. However, in this invention, transfer gates 91 to 96, which are turned on and off by the output of the decoder 4 and the linear converter 5 and a test signal TEST, are provided for each unit of the array so that the gate potential of the FET switches can be monitored from a monitor pin $M\bar{O}$. Only those units for which the output of the decoder 4 is active will be selected for output of the gate potential at the $M\bar{O}$ pin. In this way, the operation of the circuit that controls the FET switches is definitely testable, allowing the realisation of a highly reliable capacitor array.

As described above, because the capacitance of the capacitor array changes very smoothly, an oscillation circuit using the array will not suffer the sudden frequency fluctuations caused by switching, making it possible to provide an extremely pure oscillation output. In addition, compared to other technology to date, high resolution fine adjacent may be realised because a significant reduction in the number of capacitors is possible while still giving a comparatively large capacitance. Thus, the ratio of parasitic capacitance C_x in Figure 2 can be reduced, allowing a wider range of frequencies for the oscillation circuit. Moreover, the large area taken up by the capacitors on the surface of the semi-conductor integrated circuit can be reduced and the memory capacity needed for compensation can also be reduced, whereby the realisation of lower cost variable capacitance array integrated circuits is possible.

In the described example, the capacitor array is on the output side of the oscillation amplifier. However, it goes without saying that the array could be fabricated on the input side or both the input side and the output side. In addition, the invention is not limited to oscillator circuits. It can be applied widely in applications where capacitors are employed, for example in filters and tuning devices and in applications that use time constants, as well as in electronic circuits that require fine programmable adjustments in capacitance.

Claims

1. A capacitor array for providing a variable capacitance, having respective switching elements (10, 11, 12) for switching each capacitor (20, 21, 22) in the array on and off, and means (8) for control-

- ling switching of the switching elements to switch selected ones of the capacitors on, characterised in that the control means are arranged to co-operate with voltage generation means (7) so as to supply to a control electrode of each switching element for switching on a selected said capacitor a voltage which causes the impedance provided by said switching element to change between multiple levels.
2. A capacitor array according to claim 1 characterised by means (2) for receiving a control input and for supplying a digital output, in which the least significant bit or bits are applied to the voltage generation means for selectively determining said voltage.
 3. A capacitor array according to claim 2 characterised in that the control means are arranged to co-operate with the voltage generation means such that the impedance of only two of the switching elements is changed in response to a change in the least significant bit of the digital output.
 4. A capacitor array according any of claims 1 to 3 characterised by further voltage generation means arranged to co-operate with the control means so as to supply to a control electrode of each of the switching elements for switching a selected said capacitor from on to off a further voltage which causes the impedance provided by said switching element to change between multiple levels.
 5. A capacitor array according to any preceding claim characterised in that the switching elements, the capacitors and the control means are connected to provide similar units, each containing a pre-determined number of the switching elements, a pre-determined number of the capacitors and a pre-determined portion of the control means.
 6. A capacitor array according to any preceding claim characterised by means (91 to 96) for supplying the voltage at the control electrode of each switching element for switching on a selected said capacitor to a monitoring pin (\overline{MO}) for testing purposes.
 7. A variable capacitance capacitor having switching elements (10, 11, 12) that control the continuity of a capacitor group (20, 21, 22) connected to the number one common conductor of one of the electrodes and the continuity between the other capacitor group electrode and the number two common conductor, characterised by a device (8) that controls the continuity and non-continuity of the switching elements and a voltage generation device (7) that generates the voltage that is supplied to the control electrode of the aforementioned continuity switches, which make changes at multiple levels in the continuity impedance of the continuity switching elements among the aforementioned switching elements.
 8. A variable capacitance capacitor that is characterised by having switching elements (10, 11, 12) that control a continuity of a capacitor group (20, 21, 22) connected to the number one common conductor of one of the electrodes and the continuity between the other capacitor group electrode and the number two common conductor, and a device (8) that controls the continuity of the switching elements, and pins by which the output signals of the continuity control device are multiplexed and output.




FIG 1




FIG 2




FIG. 3




Fig 4



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number : 0 431 887 A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number : 90313141.5

(51) Int. Cl.⁵ : H03L 1/02

(22) Date of filing : 04.12.90

(30) Priority : 05.12.89 JP 316205/89

(43) Date of publication of application :
12.06.91 Bulletin 91/24

(84) Designated Contracting States :
DE GB

(68) Date of deferred publication of search report :
23.10.91 Bulletin 91/43

(71) Applicant : SEIKO EPSON CORPORATION
4-1, Nishishinjuku 2-chome
Shinjuku-ku Tokyo (JP)

(72) Inventor : Imamura, Yoichi
c/o Seiko Epson Corporation, 3-5 Owa
3-chome
Suwa-shi, Nagano-ken (JP)

(74) Representative : Caro, William Egerton et al
J. MILLER & CO. Lincoln House 296-302 High
Holborn
London WC1V 7JH (GB)

(54) Variable capacitance capacitor array.

(57) A capacitor array provides a variable capacitance, having FET's as respective switching elements (10, 11, 12) for switching each capacitor (20, 21, 22) in the array on and off, and means (8) for controlling switching of the switching elements to switch selected ones of the capacitors on, characterised in that the control means are arranged to co-operate with voltage generation means (7) so as to supply to a control electrode of each switching element for switching on a selected said capacitor a voltage which causes the impedance provided by said switching element to change between multiple levels.




FIG 1

Jouve, 18, rue Saint-Denis, 75001 PARIS

EP 0 431 887 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 90 31 3141

| DOCUMENTS CONSIDERED TO BE RELEVANT | | | |
|---|---|--|---|
| Category | Citation of document with indication, where appropriate, of relevant passages | Relevant to claim | CLASSIFICATION OF THE APPLICATION (Int. CL.5) |
| A | PATENT ABSTRACTS OF JAPAN vol. 11, no. 277 (E-538)(2724) September 8, 1987 & JP-A-62 76 801 (NEC CORP.) April 4, 1987 * the whole document * | 1,5,7,8 | H03L1/02 |
| A | PATENT ABSTRACTS OF JAPAN vol. 11, no. 292 (E-543)(2739) September 19, 1987 & JP-A-62 91 006 (MATSUSHITA KOGYO CO. LTD.) April 25, 1987 * the whole document * | 1,5,7,8 | |
| A | PATENT ABSTRACTS OF JAPAN vol. 12, no. 330 (E-655)(3177) September 7, 1988 & JP-A-63 93 205 (MATSUSHITA KOGYO CO. LTD.) April 4, 1988 * the whole document * | 1,5,7,8 | |
| A | EP-A-133 388 (THOMSON-CSF) * page 2, line 28 - page 4, line 21; figure 1 * | 1,5,7,8 | |
| A | PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, MAY 15-18, PAGES 1611-1615, NEW YORK, U.S.A. ROESGEN AND WARREN: "AN ANALOG FRONT END CHIP FOR V.32 MODEMS". | | |
| | | | TECHNICAL FIELDS SEARCHED (Int. CL.5) |
| | | | H03L H03H H03B |
| The present search report has been drawn up for all claims | | | |
| Place of search THE HAGUE | | Date of completion of the search 14 AUGUST 1991 | Examiner PEETERS M.M.G. |
| CATEGORY OF CITED DOCUMENTS | | 1 : theory or principle underlying the invention F : earlier patent document, but published on, or after the filing date (1) : document cited in the application 1 : document cited for other reasons & : member of the same patent family, corresponding document | |
| X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document | | | |

EPO FORM 1503 (01.92) (P0401)